Test results obtained from two recently developed multiport Charge-Coupled Devices (CCDs) operated at pixel rates in the 1O-to-100 MHz range will be presented. The CCDs were evaluated in Los Alanios National Laboratory's High Speed Solid State Imager Test Station (HSTS) which features PC-based programmable clock waveform generation (Tektronix DAS 9200) and synchronously clocked Digital Sampling Oscilloscopes (DSOs) (LeCroy 9424/93 14 series) for CCD pixel data acquisition, analysis, and storage. The HSTS also provided special designed optical pinhole array test patterns in the 5-to-50 micron diameter range for use with Xenon Strobe and pulsed laser light sources to simultaneously provide multiple single-pixel illumination patterns to study CCD point-spread-function (PSF) and pixel smear characteristics. The two CCDs tested, EEV model CCD-13 and EG&G Reticon model HSO512J are both 512x512 pixel arrays with eight (8) and sixteen (16) video output ports respectively. Both devices are generically Frame Transfer CCDs (FT CCDs) designed for parallel bi-directional vertical readout to augment their multiport design for increased pixel rates over common single port serial readout architecture. Although both CCDs were tested similarly, differences in their designs precluded normalization or any direct comparisons of test results. Rate dependent parameters investigated include SIN, PSF, and MTF. The performance observed for the two imagers at various pixel rates from selected typical output ports is discussed.
INTRODUCTION
Los Alamos National Laboratoiy has designed and implemented a High Speed Solid State Imager Test Facility (HSTS) which has been used to characterize a number of newly developed imagers. The HSTS is a PC/work station-based optical stimulus system for operating and testing Focal Plane Arrays (FPAs) at variable pixel, line, and frame rates to identify rate effects for imagers designed specifically for high speed readout. Data were also taken using a programmable logic system at Lawrence Berkeley Laboratory. Modem state-of-the-art FPA designs gain speed by parallel readout of segments ofthe array using multiple output video ports. In this paper we report on two such FPAs, the EEV CCD-13 Full Frame Transfer 8-port CCD and the Reticon Frame Transfer 16-port CCD.
TEST STATION (HSTS)
The complete HSTS, described in detail elsewhere"2'3, is comprised of several major components or sections. In fig. 1 . an engineer is shown using the Tektronix 9200 DAS programmable waveform generator to write binary codes to implement the required clock waveforms for the EEV-CCD-l3 and Reticon HSO512J CCDs. Distribution of these waveforms to the actual CCD clock lines requires proper phase alignment to study overlap effects among horizontal and vertical phases. Internal phase adjustments from the DAS are augmented by selectable high bandwidth passive delay lines as shown in fig. 2 and 3 . The distribution design of, routes DAS waveforms to the CCD under test, and fans the signal to the DAS logic acquisition probes for software simulation of waveforms derived from binaiy code. The distribution also allows high impedance monitoring ofthe waveforms, delayed and undelayed, to examine and adjust phasing. 
CCD HEADER PC BOARDS AND DIAGRAMS
A special header board is designed for each CCD to be evaluated in the HSTS. The boards have a minimum of circuitry, allowing for off-board flexibility in analog signal processing and freedom in generation of clock waveform characteristics and rates. The boards have high speed clock drivers/translators to generate the appropriate horizontal and vertical voltage amplitude wavefonns and quiescent DC bias levels required to operate the solid state imager under test. The boards also have high bandwidth, high slew rate video amplifiers for buffering the imager's on-chip amplifiers for line driving capability for relaying video to remote processing and acquisition circuitry which comprise the HSTS. The CCD-13 header board is shown in fig. 5 . and the Reticon HSO5 12J in fig. 6 . Figure 5 . Two EEV CCD-13 header boards. In (a), our original board is shown with single-channel amplifier plugged into one CCD output port. A reduced version for use in small camera head is shown in (b), with amplifier module to the right. Both CCDs are designed for high speed readout by simultaneous bi-directional vertical clocking of upper and lower sections of the array as illustrated in fig. 7 and 8. Here the similarities diverge. The EEV CCD-13 is a Full Frame CCD, with no on-chip storage. The Reticon HSO512J is a Split Frame Transfer CCD, with upper and lower section storage areas adjacent to their respective image sections. Both use three phase vertical clocks for bi-directional readout. The EEV CCD-13 has four horizontal registers (two at bottom, two at top of array) which have output video ports at opposite ends of each register. They are clocked bidirectionally to increase clocking speed a factor of two by employing three phase horizontal clocks. Their architecture provides 8 output video ports. Each port has a "real" and "dummy" amplifier which are identical and located in same region of array. The "real" amplifier receives CCD video where as the "dummy" receives none. The "dummy" signal is used for background subtraction from the "real" signal, to eliminate common-mode fixed pattern noise. The Reticon HSO5 12J, by contrast, has two horizontal registers, one at top and one at bottom of the array. Each register is truncated to accept eight segments from each vertical storage section. This design doesn't provide bi-directional horizontal clocking, but has similar inherent speed to the EEV-CCD because each segment is 64 pixels horizontally as opposed to 128 pixels for the EEV-.CCD. Two phase complementaiy clocks (180 degree phasing) are used with inherently higher speed capabilities when compared with the unipolar three-phase (120 degree phasing) design ofthe EEV-CCD.
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HSTS CODES FOR CCD CLOCK WAVEFORM GENERATION
Programming CCD clock waveforms on the HSTS involves writing binary or hexadecimal, octal, etc., codes to develop logic state tables which are converted to ECL or TTL time-varying waveforms by the Tektronix 9200 DAS clock.
The lines of code in the state tables are executed sequentially by the DAS clock, which can operate up to 50 MHz in conventional mode or up to 100 MHz in multiplexed mode. The DAS has several output Pods which are essentially 8 parallel channels each. Two channels, when combined by a DAS MUX will have their respective binary codes executed once per each clock cycle, sampling first channels from one Pod, then channels from the other. The EEV code using the multiplexed mode for generation of its clocks is shown in fig. 9 . Software waveforms from DAS acquisition logic are at top in fig. 9 . The Reticon code and waveforms are shown in fig. 10 . The feedback loops for both codes are illustrated for ease in following code execution.
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ANALOG PROCESSING OF CCD VIDEO
For comparison of individual video port signals, a single amplifier is used first to eliminate differences that might occur from variations among the multiple amplifiers required for multiport imagers. Two versions of the same amplifier fig. 1 l(a) .with different frequency response to accommodate various pixel data rates were designed using Comlinear CLC-400 and Analog Devices AD81 1 monolithic integrated circuits in Surface Mount packages. The response for each amplifier is shown in fig. 1 1(b) and 1 1(c) ., for impulse input of 5 ns rise time. The amplifiers plug into the imager's individual video output ports. The amplifier's output is then connected to our high speed analog peak sensing and stretching CirCUitiy ( fig.  12. ) which processes the video on the pixel-by-pixel basis. The circuitry3'4 also extracts properly phased clock signals to strobe the Sample and Hold amplifier which follows in the video chain. The raw CCD video at two amplitudes (small in a', large in a) is shown to reach peak values at different times t1 and t2 respectively. With peak sensing, obtained by first detecting raw (a) and integrated (b) video crossover, then stretched by a Sample and Hold amplifier. This flat portion of signal for the two amplitudes allows sampling either accurately at t3. This video processor module is shown in fig. 13 . (a) ti t2
The output from the video processor is fed to high speed digitizers, LeCroy model 93 14 Digital Sampling Oscilloscope (DSO). The pixel data are stored and analyzed directly with the DSO, using math/engineering waveform processing software (WPO1, time domain functions and WPO2, frequency domain operations). The DSO provides hard copy using RS232 printer. The data are also down loaded to an IBM PC via GPIB for permanent storage and further processing using DL software. The IBM PC files are also transferred via floppy disc to Macintosh PC for analysis using public domain image processing software (NIH IMAGE) from National Institute of Health. The HSTS system is currently being upgraded to work station compatibility for networking of it's several personal computers via Ethernet.
DATA
The resolution measurements for the CCD-13 were taken using the HSTS Optoliner optics and pinhole array PSF and PR-1O CiT patterns. This provided '2.7: 1 demagnification at the CCD focal plane. For the CCD-13, Nyquist limit establishes resolving power of 23.8 lp/mm (from 2 1 micron pixel pitch). The pixel clock frequency was 10 MHz for this initial measurements. The PSF data correspond to consecutive pixels across the array. The profiles correspond to the optically transmissive pinholes (apertures) and the opaque area between pinholes. The 37j.tm and 18.5tm arrays are resolved with approximately the same va1ley4opeak ratios (-52%). The 9.3.tm array is not resolved. These two pinholes and their spacing project an array width of only 35jnn, which should occupy either two or three pixels depending upon image mapping between optics and the CCD-13. (These data show two pixels with charge.) An array intermediate to the 18.5 and 9.3tm arrays was unavailable to measure the PSF accurately. In principal, this approach (illustrated in fig. 15 .) should provide amplitude/basewidth overlap data sufficient to measure PSF directly. The 2.7: 1 demagnification produces spatial frequencies of 6.2, 12.4, 18.5, and 24.6 lp/mm at the CCD-13 from the first, second, third, and fourth bar sets.
Therefore, only the first three bar sets can be resolved properly. The raw data from a DSO line scan are shown in fig. 14d . . These data depict horizontal resolution ofthe CCD-13. For the pinhole data, the DSO was clocked internally (oversampling) to demonstrate the quantity ofpixels involved. For the PR-lO data, the DSO was clocked externally to eliminate aliasing.
The CCD-13 was further tested for CiT at 20MHZ pixel rate. These tests used a different demagnification (2.5:1) and the PR-1O bar patterns. The fourth set is 23.6 tp/mm (bar width of21.2 microns). This set ( fig. 16 ) is resolved at 34% cm which isjust short ofthe Nyquist limit, and shows good agreement with the earlier HSTS data which indicated 33% CTF at 18.5 4/mm at 10 MhZ. For these two frequencies, the CCD43 performance has not degraded. These data were piotted using the NIH software.
Similar CTF plots are shown for the HSO512J in Fig. 17 . This series is required to image the entire bar pattern sets. The CCD's line length is only 68 pixels or 1,088 microns wide, whereas the bar width dimensions at the CCD focal plane range from 8.34 to 306.6 microns. For CTF measurements, bar pairs per cycle of spatial frequency range from 16.7 to 613.2 microns. Less than two cycles ofthe first bar set can be imaged.
For both imagers, the ability to image spatial frequencies above Nyquist appears to occur, without aliasing. This characteristic is currently being studied further. The higher than Nyquist frequencies are shown resolved in Fig. 16d for the EEV CCD-13 and in Fig. 17d for the Reticon HSO512J.
The relative responsivity for both imagers was measured using a single 250 micron pinhole and pulsed light from the Xenon strobe unfiltered spectrally. Their responsivity and dynamic range appear to be nearly identical, as shown in Figs 
COMPARISON OF ARCHITECTURES
Each CCD architecture has its individual merits and limits. Interline Transfer (ILT) CCDs are capable of fastest electronic shuttering (1-3ps), but at the expense of "fill factor", and some question as to potential smearing from vertical registers5. Their active photosensitive area for light collecting varies from 10% to <50%. Frame Transfer (Fl') and Full Frame (FF) CCDs have essentially contiguous pixels with "fill factors" approaching 100%, but both require external shutters for light pulses in the microsecond range. The FT CCDs are vulnerable to smearing during frame transfer phase (4OO4OOps) and the FF CCDs are susceptible during their entire read-out phase. For recording consecutive images, the ILT CCD can record a second image after transferring the first image from its photosite section to its vertical storage/transport section (again -1-3ts). The FT CCD is ready for a second image only after its image section data has been transferred to its storage section (again 4OO4OOps). The FF CCD can accept a second image only after complete readout ofthe entire array (1-1O ms).
Much U.S. government supported R&D in fast readout (single field or high frame rates) CCD development involves parallel readout using multiport technology. To our knowledge, most multiport CCDs are generically FT devices. Therefore with regard to recording of shuttered images followed by fast readout, the FF CCD dominates for single-field applications because immediate readout occurs without any time requirement for transfer of images to storage, but the FT CCD dominates for consecutive field recording.
